Lesson goal: Prolog and digital electronics (Part 3)

Previous: Simulating digital circuits (2) | Home | Next: Converting units

In the last lesson we simulated more complicated digital circuits with Prolog. Here's one more. Notice how the intermediate outputs can be labeled and mapped as inputs into downstream units. Prolog is happy to unify them all and simulate the circuit for us.

Now you try. __none

Type your code here:

See your results here: